ZestET2-J Ethernet FPGA Board
ZestET2-J Ethernet FPGA Board The ZestET2-J is an easy to use FPGA board with Xilinx Artix-7 user programmable FPGA and a very high performance TCP/IP Offload Engine (TOE) chip. The board can be used as a programmable interface to external devices, for high speed processing of streaming data, and for data acquisition and control. It provides a simple bridge between a high speed computer network and a programmable digital interface. The TOE sustains a data rate over 100MBytes/s in each direction and includes a user programmable CPU for optional higher level protocols. For evaluation there are two breakout boards available: ZestET2-J-BRK-H simply connects the User FPGA IO pins to four 0.1” pitch headers. It also has the standard Xilinx JTAG header for the ZestET2-J User FPGA. ZestET2-J-BRK-F connects the User FPGA IO pins to an FMC connector and a 0.1” pitch header. It includes all power supplies for the ZestET2-J and the FMC and is powered from 12V. It also has the st...
评论
发表评论